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This thesis discusses a computer program for the analysis and 
design of distributed-lumped circuits, including microwave integrated 
circuits. It is capable of frequency domain analysis, optimization of 
transducer power gain, reflection coefficient, and/or noise figure. Also, 
the program can compute the return difference with respect to any admit­
tance parameter so that the stability of the circuit can be determined by 
the Nyquist criterion. The program handles complex impedances, resistors, 
capacitors, inductors, transmission lines, independent current sources and 
grounded voltage sources, voltage controlled current sources, and multiport 
elements, such as, transistors and circulators, described by their scattering 
or admittance parameters. It contains a free-format input. The implemen­
tation is based on the indefinite admittance matrix, sparse matrices, 
adjoint networks, the Fletcher-Powell or Fletcher minimization algorithm, 
and Bode's feedback theory. Some examples illustrating the use of the 
program and the design techniques are included.
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1CHAPTER 1 
INTRODUCTION
In the past five years several general-purpose microwave analysis 
programs have been developed. Most of these programs [1-5] use transfer- 
matrix analysis techniques which work well for cascade network connections, 
but cannot handle a general topology. Some of these programs include 
modifications to handle other special topologies [4 ,5 ], such as series and 
parallel connections, but the efficiency of the analysis program is 
reduced due to the required conversions to a given set of parameters which 
depends on the type of connection. Other programs use a general port 
formulation [5] or an indefinite admittance matrix formulation [6,7] to 
handle general network structures. However, these programs do not have 
a convenient input format, and the analysis can be very time-consuming 
since the inversion of a large matrix is required at each frequency and
O
the number of arithmetic operations is approximately proportional to N 
where N+l is the number of nodes in the circuit. Also, only a few of the 
above programs include optimization [1,2,3,7], A recent study [8] 
indicates that the Eletcher-Powell [9] or new Fletcher algorithm [10] are 
superior to other types of optimization techniques. These algorithms 
require the calculation of a gradient. The adjoint network is the most 
efficient approach for the computation of the gradient of a particular 
response with respect to two or more parameters in the circuit [11-13].
None of the above programs utilize both of these results. Finally, the 
stability of the circuit is crucial, yet it is frequently neglected. When
2stability is considered in the above programs, the stability criterion is 
based on the real part of the input impedance [14-15]. This criterion can 
lead to incorrect conclusions as will be illustrated later.
Motivated by sparse matrix techniques [16-18] and the adjoint 
network approach for computing the gradient of a given performance index, 
the computer program CADMIC was developed. CADMIC performs a.c. analysis and 
optimization of the transducer power gain, noise figure, and/or reflection 
coefficient, and checks the stability of the circuit by means of the Nyquist 
criterion and Bode’s return difference. It handles any circuit topology 
with distributed, lumped, and active elements.
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CHAPTER 2 
AC ANALYSIS
A. Formulation of the Circuit Equations
The indefinite admittance matrix is the basis for the formulation 
of the network equations in CADMIC. If a two-terminal admittance y is 
connected between nodes i and j, then the admittance matrix is formed as 
follows;
coi^i
y
col. j
-y
row j "y y_
The allowable two-terminal elements are resistors, capacitors, inductors, 
lossless shorted or open stubs, or any two-terminal element whose 
impedance is specified at each frequency of the analysis.
In addition the program allows for the specification of voltage- 
controlled-current sources, lossless transmission lines, and any three- 
terminal elements whose scattering or admittance parameters are specified 
at each frequency of the analysis. Thus, small signal parameters for 
transistors, circulators and other devices can be read into the program. 
The scattering or admittance parameters of the three terminal device are 
measured with respect to a common terminal. The scattering parameters are 
added to the indefinite admittance matrix in (2.1) as follows. Figure 2,1 
illustrates the admittance parameters measured with terminal ji grounded, 
then the indefinite admittance matrix is formed by the following additions 
into (2 .1);
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Figure 2.1. Admittance parameter measured with respect to terminal X.
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The nodes of the circuit are numbered consecutively from 0 to N where 0 
denotes the ground node and N is the total number of nodes excluding the 
ground node. The method employed by CADMIC to calculate the node voltages 
is essentially Gaussian elimination [19]. However, in order to minimize 
the number of operations sparse matrix techniques are utilized.
B. Sparse Matrix Techniques
A square matrix Y of order n with § nonzero elements is said
2to be sparse if £ «  n . The solution of a sparse system of linear 
algebraic equations by Gaussian elimination can be carried out more 
efficiently by the following modifications:
i) Store efficiently only the nonzero matrix entries.
ii) Preserve sparsity during elimination by optimal ordering of equations 
and develop an efficient way for rapid access of the nonzero matrix 
entries.
iii) Compute only nonzero operations by using an efficient factorization 
(L-U) algorithm.
Firstly, efficient storage techniques are discussed.
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Let the element in the ith row and the jth column of Y be denoted 
by y... To store y one could store i,j and y... If one word of the 
storage is used for each of these quantities, then a total of 3| words 
would be needed to store all the nonzero elements of Y. However, even 
more efficient storage schemes are available [16] . As an example of one 
basic storage technique,consider the matrix
yll 0 y13 0 tn
>> 0
y 21 y22 0
0 0 0
0 0 y33 0 0 0
y41 0 0 y44 0 0
0 y52 0 0 y55 0
0 0 0 y64 0 y 66
Note that there are 12 nonzero elements in the array. We will number them 
row-wise 1 thru 12 as indicated below in the array Y
1 0 2 0 3 0
4 5 0 0 0 0
0 0 6 0 0 0
7 0 0 8 0 0
0 9 0 0 10 0
0 0 0 11 0 12
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The information concerning the nonzero element value and its position are 
stored in the vector arrays NSR, ISC, and Y as illustrated in Table 2.1. 
Obviously the array Y stores the value of the nonzero element and the array 
ISC indicates the column in which the element appears. The array NSR is
Row Locator Column Identifier Term Identified
NSR(l) = 1 ISC(l) = 1 Y(l) = yu
NSR(2) = 4 ISC(2) = 3 Y(2) = y13
NSR(3) = 6 ISC(3) = 5 Y(3) = y15
NSR(4) = 7 ISC (4) - 1 Y (4) = y21
NSR(5) = 9 ISC(5) = 2 Y(5) CMCM>vif
NSR(5) = 11 ISC(6) = 3 Y(6) = y23
NSR(7) = 13 ISC(7) = 1 Y(7) = y41
ISC (8) = 4 Y(8) = y44
ISC(9) = 2 Y(9) = y52
ISC(IO) = 5 Y(10) = y55
ISC(ll) - 4 Y ( 11) = y64
ISC(12) 6 Y (12) = y 66
Table 2.1. Example of Storage and Pointer System Scheme
more subtle. For example, NSR(3) = 6 Indicates that the first element in 
row 3 is the sixth element. ISC(6) gives its column position and Y(6) gives 
its element value. Note that only (n+1) +25 storage locations are required 
in this scheme. Also, NSR(i+l) - NSR(i) gives the number of elements in 
row i of Y. So by means of this system of pointers, the 5 nonzero elements 
of any network can be rapidly accessed.
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Optimal ordering of the equations is also of vital importance.
The next example will emphasize the importance of an optimal renumbering 
scheme to preserve the sparse structure during the L-U matrix factorization 
of Y. Consider the matrix
Y = e
yll y 12 y13 y14
y21 y22
0 0
y31 0 y33 0
1-1<±
>•> 0 0 y44
(2.5)
A triangular decomposition of Y by Gaussian elimination [19] yields:e
Y = LU =e
1 0 0 0
—
U11 U12 U13 U14
^21 1 0 0 0 U22 U23 U24
X31
0
32 1 0 0 0 U33 U34
*41 i k Z ^43 1 0 0 0 u44
( 2 . 6 )
Note that all JL. ,'s and u. .'s are nonzero, and six fill-ins (nonzero-valuedXj ij v
positions in L and U which were zero valued in Y ) were created. Nowe
A
consider the matrix Yg and its L~U decomposition which result by inter­
changing columns and rows 1 and 4 of matrix Y .e
- 9 -
41 0 0 y44
0 722 0 y21
0 0 y33 y31
14 y 12 y13 yll
1 0 0 0
0 1 0 0
0 0 1 0
'41 *42
A
*43 1
11
0 0
A
U14
0
U22
0
A
n  #24
0 0
A
U33 U34
0 0 0
A
u44
(2.7)
Thus the nonzero structure has been kept throughout the elimination process 
by optimal ordering of the equations. Throughout this discussion a strong 
diagonal element is assumed and a diagonal element is always used as the 
pivot in the Gaussian elimination.
Several techniques [16] have been used to minimize the fill 
positions. Three practical schemes of renumbering for near-optimal order 
are described next, in order of increasing programming sophistication and 
difficulty.
(51) Number the rows of the matrix according to the number of nonzero 
off-diagonal terms before the elimination process begins. The rows 
with only one off-diagonal term are numbered first, those with two 
nonzero terms second, etc., and those with the most nonzero terms, 
last.
(52) At each step in the LU decomposition which requires the selection of 
a new diagonal pivot, select the diagonal element in the row with the 
fewest nonzero off-diagonal terms. If more than one exists, select 
any one. This scheme is referred to as the Markowitz criterion [16].
10
(S3) At each step in the LU decomposition which requires the selection of
a new pivot, select the diagonal element from the row which introduces 
the fewest number of new nonzero terms in the reduced matrix obtained 
from this step in the elimination process. If more than one row 
meets this criterion, select the row with the maximum number of off- 
diagonal elements.
The method (SI) does not consider the effects of the Gaussian 
elimination, but its advantages are in its simplicity and speed. With 
respect to the least amount of new nonzero elements created, (S2) is 
significantly better than (SI), and (S3) is the best of the three. However, 
in most applications (S3) does not reduce fill-in sufficiently more than 
(S2) to make it worthwhile to spend the extra effort of programming and 
the additional time required for renumbering.
In order to obtain the node voltage vector V in the set of nodal 
equations YV ~ I_, Gaussian elimination is employed. However, the common 
Gaussian elimination [19] is carried out by elimination of elements below 
the main diagonal in successive columns and requires retrieval of an 
entire row at each step, creating an addressing problem since most of 
the sparse techniques not only use row-wise storage but a more involved 
scheme. A technique to overcome this problem is the Doolittle procedure 
[18]. A full matrix decomposition is illustrated to show the steps involved 
in the triangular decomposition
11
'21
'31
0
1
l'32
1 U12 u13 yn y 12 y13
U22 u23 = y21 y 22 y23 (2 .8)
0 U33 _y31 y32 y33 *
^-column steps; then the first step gives
U11 = yn
U12 = y 12 (2.9)
U13 = y13 '
t column or u,
Next
Then
X21U11 = y 21 or ^21 y2 1/ull
X31U 11 = y31 or 'Si = y3 1/ulx .
^21U12 + u22 = y22 or U22 = y22 " X2lu l2
S l U12 + ^32u22 y32 or '32
y32 “ X31U12 
U22
(2 . 10)
(2 . 11)
^21U 13 + U 23 = y23 °r U23 = y23 ‘ ^ 1 3
^31U13 + ^32u23 + U33 = y33 °r U33 = y33 " X31U13 “ X32u23
( 2 . 12)
Only the nonzero operations are carried out in the sparse matrix decom­
position .
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C. Sparse Matrix Technique Used by CADMIC
The technique employed by CADMIC is essentially that described by 
Jenkins and Fan [20]. The implementation of the algorithm is carried out 
in two parts. First without the numerical values, pointers and indices are 
set up to be used in the Gaussian elimination. In the second part, the 
program is executed for each frequency with the numerical values. The 
storage of the § elements is set up in the following way; consider the 
matrices Y and I in equation (2.13), x ’s denote the nonzero entries; 
equation (2.14) represents Y and I with nonzero elements renumbered to
designate positions in packed form; that is, only the nonzero elements of 
such a matrix with the indexing information are stored.
Y =
X X 0 0 0 0
X X 0 X 0 0
0 0 X 0 X 0
0 X 0 X 0 X
0 0 X 0 X 0
0 0 0 X 0 X
\
Y
i 1 7 0 0 0 0 8
16 2 0 9 0 0 10
0 0 3 0 11 0 0
— • T  —
0 17 0 4 0 12 5 -L - 13
0 0 18 0 5 0 14
0 0 0 19 0 6 15
(2.13)
(2.14)
All nonzero entries are assigned sequential numbers with diagonal terms of 
the admittance matrix numbered first; the second section of the Y array is
13
reserved for the nonzero off-diagonal terms, stored by rows. Then lower 
triangular elements stored by columns, this is indicated by arrows in 
equation (2.14). The pointer system used by CADMIC is similar to the one 
described in Table 2.1.
To begin ordering the equations,the nodes of the indefinite 
admittance matrix are reordered as follows : the ground node is placed in
the last row. The next rows from the bottom denote the grounded voltage 
source nodes, and the first k = N-N^ rows are placed in ascending order 
with the row with the least number of nonzero elements first, etc. The 
ordered indefinite admittance matrix is illustrated in (2.15).
N-N { v
Y = N f v '
0{
>-*
1___ \ s  1 Y,kg
"1Y . . Y Ysk 1 ss 1 sg
“1Y . . Y ! Ygk 1 gs 1 gg
(2.15)
Thus, the unknown node voltage vector V^ . is obtained from the solution of 
the equation
Ykk-k -k Y. V ks—s (2.16)
where I denotes the independent current sources connected to the first k 
nodes (reordered), Vg denotes the grounded independent voltage sources, and 
denotes the unknown node voltages at the first k nodes (reordered).
The scheme used for the near-optimal ordering of the matrix Y- is (S2) , sinceK.K
it is easier to employ than (S3) and seems to be almost as effective in 
reducing fill-in in the decomposed matrices L and U [16-18]. To arrange
14
methodically the Gaussian reduction process, one number is saved corresponding 
to each nonzero entry including those that become nonzero during the reduc­
tion process. For example, a capacitor connected between nodes 1 and 2 
will generate entries in the admittance matrix at the locations (1 ,1),
(2 (1 ,2), and (2 ,1); referring to equation (2.14), this capacitor 
would be assigned the location numbers 1, 2, 7 and 16. Three terminal 
devices require 9 location numbers.
In large circuits sparse matrix techniques can reduce the number
of arithmetic operations required to solve (2.16) at each frequency from 
3
approximately k to approximately k operations [18].
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CHAPTER 3 
OPTIMIZATION
In addition to analysis the user can request an optimization of 
specified parameters to approximate a desired performance of the circuit. 
The error function is specified as
e  = ^  s  w<j tu) | e<j to) |p , u )£0  ( 3 . i )
where £ is the error function which is to be minimized, W(jtD) is a non­
negative weighting function, p > 1 and an integer, 9 is the difference 
between the desired response and the actual response at the frequency ud, 
and Cl is a set of discrete frequencies specified by the user. The desired 
response can be specified as the transducer gain of a transistor or 
negative resistance amplifier, the reflection coefficient, or the noise 
figure of an amplifier. In most microwave optimization programs the 
function £ is minimized by means of direct search algorithms [1 ,2 ,2 1], 
However, a recent study [8] indicates that gradient-based algorithms are 
superior. Thus, in CADMIC the function £ is minimized by the Fletcher- 
Powell [9] or the new Fletcher [10] algorithm which require the computation 
of the gradient of £ with respect to the set of adjustable parameters Q in 
the circuit. For a given adjustable parameter q. € Q we note that
= 2 Reiw(jui) 18 (jiu) | p”2 (0* ^-)}. (3.2)
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Below we show that 9 can be expressed as a function of a particular response 
voltage V which depends on the desired performance function. Thus, we need 
to compute dv/dq^ at each frequency 0) £ Q and for each adjustable parameter 
q^ in the set Q. Next we define the various options in (3.1) available to 
the user.
(a) Transducer Power Gain: Referring to Figure 3.1 we define
9(ju>) = GT (jC0) - G^(jaj) (3.3)
where GT (jto) - 4R G -— , V. is the generator voltage and R is the
s 11 V 1 in svin!
real part of the generator impedance at the frequency O u v  is the voltage 
across the load and G^ is the real part of the admittance of the load, and 
Gt is the desired transducer power gain specified at each frequency cjd€ 0 . 
Thus (3.2) becomes
•JU
v" ÔV o o
V. in
ÔV BV ôV T
where * denotes the complex conjugate and ^ •*• r— , and n
01 à q l  dqnJ
denotes the number of adjustable parameters.
(b) Reflection Coefficient: In this case we define
ve = E ReCw(jco) |g (jtu)-G^(ju))
n
P"2 (GT (j»)-Gj(j<u))8RsGL
where
9(jo)) = p (j0>) - pf (jO)) xn in
P.in Z.m
(3.5)
j (3.6)
17
T'Figure 3.1. Computation of transducer gain Gr
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p is the desired reflection coefficient and is a real number, and Z is ln in
the input impedance of the circuit in Figure 3.1. Now (3.2) can be written as
¿j
V£ = S Re{w(ju))|pin(ju))-p^ n (j(D)|p'2(l +
(P?_-P. ) 3Vm  in
V. m sa
ij. (3.7)
In the design of low noise amplifiers Zg is simply the conjugate 
of the optimum noise impedance of the transistor, N is the matching 
network, and pf is set to zero.1X1
In the design of nonreciprocal negative resistance amplifiers
d 2containing an ideal circulator,(p ) is the desired power gain [15] and 
Zg is the impedance of the negative resistance device. Again, N is the 
matching network.
Other types of error functions may be easily implemented if 
(3.1) is not satisfactory, e.g., the least pth approximation suggested by 
handler [22].
Finally, in this section we illustrate the ease in which the 
gradient of £ in (3.4) or (3.7) can be computed. In order to calculate 
dV/3£, where V is a specified response, for each q^SEQ, i - 1,2,...,n, we 
use the adjoint network method [11-13]. The adjoint network is illustrated 
in Figure 3.2b. It has the same topology as the original network shown in 
Figure 3.2a, only its admittance matrix is Y where superscript T denotes 
the transpose operation. In the case where BV/Bc[ is desired, where c[ 
denotes the vector of adjustable parameters, the independent sources 
are set to zero in the adjoint network and a 1A current source is connected 
to the response terminals as shown in Figure 3.2b. In order to find the
- 19
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V
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(b)
Figure 3.2. (a) Original network. (b) Adjoint network.
Y
+
Independent
Sources
(a)
T ) I ° = 1 A
N
Independent 
Sources = 0
©
Figure 3.3. Adjoint network for transducer gain GT*
1°
N°
Independent 
Sources = 0
1
J
Z l
Figure 3.4. Adjoint network for the reflection coefficient.
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solution of the circuit in Figure 3.2b we must solve the equation
or
T a
(v3) ^  = (ia )*kk ^-eq; (3.8)
Since we already have the LU decomposition of Y1 , from (2.6), the solution 
of (3.8) simply requires a special subroutine for the forward and backward 
substitution. The sensitivity of V with respect to any element in the
# Q
circuit can be computed from the knowledge of V. and V, . It can bek k
shown [1 1 ,12], in general, that the sensitivity or changes in the port 
responses to changes in parameter values can be written as
( J L  vV >  = r.esl’
1 Zk-k' ' 3^. Ia >.-eq (3.9)
Sensitivity expressions for some lumped and uniformly distributed elements 
are shown in Table 3.1. Thus, not even two complete network analyses are 
required to compute the gradient. For example, suppose that the circuit 
in Figure 3.2 contains a loss less-shorted stub and we wish to compute the 
first order sensitivity of the response V with respect to the length of 
the stub b y  Then, from equation (3.9)
a T  = jevu vM /z osin2wi (3.10)
where is the voltage drop across the stub in the original network and 
a .is the voltage drop across the stub in the adjoint network. Note that
-  21 -
Element
k ^ IO-j I..-o
Capacitor
k  ^ i
C H W W W W M D
Resistor
av/a g
iw\ A ¡ ,
a. ,_2
- \ / k / R
Aq Component
AC
AR
Inductor
AL
V^kiVki/ZotgPil
jPVk / k / Zosin2pi]
AZ
Ai,
Lossless 
Open - Stub
" jV k i Vk i tgP,ei / Zo
co s2P i
k i  k i  o 1
AZ
A i,
O-- [ _J— o
Lossless
Series
Line
J # i 5i' /zo t8^ r J (vkvI+vaV  /zoslnWi AZ.
^ Vk V V5 V ^ ZoS ir i P i 1- j ( V ^ + V kV^)P/Zos in 3 i t g 3 i1 Ai-,
FP -  3653
Table 3.1. First Order Response Sensitivity to Component Variations 
Expressed in Terms of the Original Network Solution and 
the Adjoint Network Solution
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we can compute any number of sensitivities dv/dq^ for any number of 
components q^ in the circuit simply by finding the solution to two circuits 
in Figure 3.2.
Now in (3.4) we must compute for each component. This is
accomplished as illustrated in Figure 3.3. In this circuit
I3 = W(jio)|GT-Gj|P'2 (GT-G^) 7T T R, V. I m
(3.11)
note that to compute the gradient we simply scale the 1A source by the 
quantity in (3.11) and sum the real parts of the sensitivities in Table 3.1; 
that is, for the input given in (3 .1 1 )
= 2 R e f j ^  .V? ,/z sin2pX } (3.12)oj^  q  J kl kl o 1
where i  ^ is the length of the loss less-shorted stub connected between nodes 
k and j£, and for a capacitor C connected between nodes k and i
§  = S Re{Jiu vk / y  (3.13)
etc.
In the case of the reflection coefficient the adjoint network is 
shown in Figure 3.4 where
Ia = w(joo)|p. -pd Ip" 2 1 m  m
Z* (pi -Pu )
(1 + _s} _i.°. xa-
s in
(3.14)
is the scale factor.
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L
Figure 4.1. Driving-point impedance.
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(a) the poles of the two-port parameters lie in the l hp, e.g., in 
the case of the short-circuit admittance parameters this 
implies that the two-port is short-circuit stable, and
(b) the real part of the immittance looking in at the unter­
minated port is positive for all ou with the other port 
terminated in a given passive impedance.
Again the designer always assumes condition (a) is satisfied and only 
checks (b). In the case of the scattering parameters condition (a) is 
equivalent to the requirement that the network be stable when terminated 
in the port normalization resistors, and condition (b) is equivalent to the 
requirement that the reflection coefficient be less than one at one port 
with the other port terminated in the given passive load.
Due to the difficulty in checking condition (a) above, it was 
decided to use a stability criterion based on Bode's feedback theory and 
the Nyquist criterion. The denominator of the transfer function can be 
expressed in the form
D(s) = D 1 (s) +y(s)D2 (s) (4 ,3)
where y(s) is some admittance parameter. Bode [15] defines the return 
difference as
F(S) = m 1 + T<s> (4-4)
where
V s )
V s )T(s) = y(s) (4.5)
- 26
is called the return ratio. The number of times that the Nyquist diagram 
of T(ju)) encircles the point (-1,0) in the clockwise direction is equal to 
Z^F~PF^ w^ere ZF is the number of zeros of F(s) in the rhp (poles of the 
transfer function) and Pp denotes the roots of D^s) and the poles of v(s) 
in the rhp. Usually the designer can choose the parameter y(s) such that 
there is reasonable assurance that P = 0. Thus, if P = 0 (the circuit is 
stable with y(s) = 0 and y(s) does not have any poles in the rhp), then the 
circuit is unstable if the Nyquist diagram encircles or passes thru the 
point (-1,0) in the clockwise direction. Desoer [23] has shown that the 
Nyquist diagram is applicable to distributed systems under some very general 
conditions.
Finally, the computation of T(jcu) is very straightforward [15] as 
illustrated in Figures 4.2 and 4.3. In Figure 4.2a the admittance y(s) is 
a driving point admittance. To compute T(ja>) with respect to this element 
we simply set all independent sources to zero and replace y(s) by the 
current generator y(jco) in Figure 4.2b;then T(jau) = (jo>) . In Figure 4.3a
i.he admis_tance parameter represents a voltage controlled current source. 
Again, the independent sources are set equal to zero and the controlled 
sources are replaced by a current generator y (jiu) as shown in Figure 4.3b. 
Now the return ratio is Tyc (ju)) = the voltage difference which
controls the dependent current source. Thus, it is a simple matter to 
generate the Nyquist diagram with respect to a given admittance parameter
in the circuit.
- 27
y(s)
(a) (b)
Figure 4.2, Computation of return ratio Ty(jcu) .
yc(jw )
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Computation of return ratio Ty (jo)) .Figure 4.3.
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CHAPTER 5
DESCRIPTION OF THE PROGRAM
A. Program Structure
The basic flow chart of CADMIC is shown in Figure 5.1. Data is 
fed via computer cards. One of the most powerful features of CADMIC is the 
free format specifications. This is accomplished by subroutine READ 
whose operation is based on the use of three FUNCTION subprograms; the first 
one interprets a number read under an 80A1 format, the second obtains the 
character type and the last checks delimiters, i.e., slash, comma. Also 
at subroutine READ, cards containing errors are detected and printed out 
with the type and location of the errors. Subroutine CHECK and PRINT, 
insures that the frequency points for analysis agree with the frequency 
data points of transistor, desired response, etc. It also does not accept 
a zero value for the nominal value of an element. The first part of the 
subroutine sparse checks that the number of nodes does not exceed 100; also 
singular nodes (nodes on which fewer than two branches terminate) are 
identified and printed. The second part of subroutine sparse renumbers the 
nodes and sets up sparse matrix indicators.
;.he analysis "gradient subroutine is described in some detail in 
Figure 5.2. Observe that before entering this subroutine, the pointer 
system was set up without numerical values. The analysis-gradient routine 
is executed for each frequency with the numerical values of the parameters
of the circuit.
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Data
Figure 5.1. Flow chart of CADMIO.
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Start
FP-3643
Figure 5.2. Simplified flow chart of the ANALYSIS-GRADIENT subroutine.
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The program is written in FORTRAN IV with a length of nearly 
2400 FORTRAN statements. CADMIC is loaded on the SIGMA 5 computer by 
using overlay. The relationship of the segments that comprise an overlay 
program can be represented graphically by means of a tree diagram as shown 
in Figure 5.3. The leftmost segment, or "root," is that portion of the 
program that resides in core storage through program execution.
CADMIC requires less than 20,000 words of core storage, and uses 
single precision. It can handle 100 nodes, 250 parameter values of the 
following kind of components: resistors, capacitors, inductors, complex
impedance; series lossless transmission lines, opened and 
shorted lossless stubs described by their lengths and characteristic 
impedances; 13 voltage controlled current sources; 21 three terminal devices with 
a common reference node, such as circulators and transistors; current 
sources and grounded voltage sources. The above elements are keyed in the 
program as R, C, L, Z, U, 0, X, GM, Q, I, V, respectively.
B. Input Data
CADMIC is easy to use since it contains a "free-format" input 
similar to that used by Jenkins and Fan [20]. The first card of the data 
deck is the title card and the last one is an end card. The cards between 
them can be arbitrarily ordered. Table 5.1 illustrates how easy circuit 
data can be supplied. Columns 1-4 must contain an element name of up to 
four characters. "A" stands for any alphanumeric character. Thus elements
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Main 
(or Root)
Read
Check and Print
Sparse Technique 
N\O p tim ize  or Analyze
FP-3644
Figure 5.3. Tree diagram.
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RAAA N1 N2 VALUE LB UB
C A M Nl N2 VALUE LB UB
LAAA N1 M2 VALUE LB UB
ZAAA F or V Nl N2 Re Z Im Z Re Z Im Z
OAAA Nl N2 EL LB UB Zo LB UB
SAAA Nl N2 EL LB UB Zo LB UB
UAAA Nl N2 NG EL LB UB Z0 LB UB
EPS VALUE
GMAA Nl N2 NCON
Q M A D A M Nl N2 NR
D A M Y or S SII /S11 S12 /S12 S21 /S21 S22 /S22
V M A N+ NG VALUE
I A M N+ N~ VALUE
VOUT N+ N-
GTR NS 1 NS2 NL1
RFC NS 1 NS 2
OPT 1 or 2 I PRINT
FRE FNOR F(D F(2) . •
+ F (N-2) F(N-l) F(N)
WFU P F or V W(l) W(2) . . W (N)
RDE F or V VALUE(1) VALUE (2) . . . VALUE(N)
STAB 1 + I- v+ V“
END
Table 5.1. Input Data
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can be described with a meaningful name, i.e., R102, COUT, LIN. The numbers 
of the nodes between which the element is connected are N1 and N2; NG 
stands for ground node, and NCON is the controlling node for the VCCS's 
named GMAA's. Node numbers must be integers and all data fields must be 
separated by one or more blanks.
LB and UB are the lower and upper bounds specified when the element 
value is to be optimized; a zero value in the first LB field on the card is an 
instruction to the program not to optimize that parameter. The first LB 
and UB fields must not be left blank for distributed elements,or the program 
will interpret Zq as LB or UB. For transmission lines and stubs, default 
values for the bounds are supplied by the program if a slash is substituted 
for the LB or UB. The default lower bounds are 1° and 10 0's and the upper 
bounds are 179 and 1250's for electric length and characteristic impedance 
respectively. EL is the normalized electric length of the transmission lines 
and stubs; the actual length & is given by
i  = EL/ (2tT y/jl6 f ) (5.
where f^ is the normalized frequency. Thus EL - tt/2 is one-quarter wave­
length at the frequency f^. The permitivity of a medium may be defined as 
€ = er€o ’ where £0 is the permitivity of free space, and £ is the relative 
permitivity. In case is different from 1,a card EPS with the value of 
Gr is introduced. Zq is the characteristic impedance of the line. On the 
complex impedance card ZAAA, F indicates that the impedance is constant with 
respect to frequency and only the real and imaginary values of Z are
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supplied; otherwise values for each frequency must be specified, and a V 
instead of an F must be declared.
The card Q defines a three terminal device such as a transistor 
or circulator and D M A  denotes its data field. NR is the common reference 
node. The card D A M  gives a data set in scattering or admittance parameters 
for each frequency; one set per card is allowed. Continuation cards 
specified by the symbol + in column 1 can be used as necessary. For current 
sources, N+ and N- denote that the current flows from N+ to N-. The output 
specification cards are VOUT, RFC, and GTR for output voltage, reflection 
coefficient and transducer power gain respectively. NSl and NS2 are the 
nodes associated with the source impedance and NL1 and NL2 with the load 
impedance. In card VOUT, N+ and N- are the positive and negative nodes 
respectively. The frequency card FRE specifies f , defined in equation (5.1) 
and the frequencies for which the circuit is to be optimized or analyzed.
The OPT card is used when optimization is required; a 1 for Fletcher-Powell 
algorithm and 2 for Fletcher is specified in the second field. If IPRINT = 1 
the error function will be printed at each iteration, only the final error 
function will be printed if IPRINT = 0. Also the weighting function card 
WFTJ and the desired response must accompany the OPT card. In card WFU, the 
second field shows p, defined in equation (3.1). The weighting function can 
be constant over the frequency band, indicated by an F in the next field 
in which case only one value need be specified. If variable, a V in the 
third field is used and a value for each frequency must be specified. The 
card RDE is very similar to WFU; the value or values are specified at each 
frequency for the magnitude (not in dB) of the transducer power gain or the
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reflection coefficient. The card STAB is used when a stability check of 
the circuit is desired. 1+ and I- denote the nodes where the current source 
is connected. The program automatically sets the current source equal to 
the value of the admittance which was initially connected between those 
nodes. The return ratio is the voltage between nodes V+ and V-. For the 
case of a stability check with respect to the short-circuit forward- 
transfer admittance of a three terminal device,set 1+ = N2, I- = Nl,
V+ = Nl and V- = NR. Engineering abbreviations to describe non-integer 
values in this program are shown in Table 5.2. The END card must contain 
letters END in columns 1-3, columns 4-80 may contain any comment.
p for IE-12
N IE-09
U IE-06
M IE-03
K 1E+03
ME 1E+06
G IE+09
Table 5.2. Engineering Abbreviations
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CHAPTER 6 
SAMPLE PROBLEMS
A. Introduction
All the numerical results for the examples were obtained from 
the XDS Sigma 5 installation at the Materials Research Laboratory of the 
University of Illinois. The minimization algorithm used was Fletcher-Powell. 
The error function is minimized without constraints. After the optimization 
is completed the constraints are imposed on the parameters and a final 
analysis is carried out. If the performance of the circuit is not 
satisfactory, F-P is restarted with initial conditions Q (0), which must 
satisfy the following two conditions: a) ()(0) must be in the bounds
specified by the user and b) Q(0) corresponds to the smallest minimum error 
function yet attained. Initially, the constraints were imposed within 
the optimization program, but this approach yielded unsatisfactory results.
B. Three Stage Feedback Amplifier
In Figure 6.1, the schematic diagram of a three stage feedback 
amplifier [24] is given. It is desired to achieve maximum bandwidth with 
a voltage gain of 44,5 dB.
First the optimization was used with only R as a feedback element;
F
the plot of the gain and phase vs. frequency is shown in Figure 6.3a.
Observe that R? = 8.88 K O  curve gives the performance desired. However, a
38
F P - 3645
100X1
Figure 6.1. Three stage feedback amplifier.
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study of the return difference for that curve (see Figure 6.3b) shows that 
the circuit is on the verge of instability. The addition of a feedback 
capacitor (optimal value was obtained by CADMIC in a frequency range 
from 100 Hz to 50 MHz), improved not only the gain vs. frequency curve as 
illustrated in Figure 5.3a by curve C , but also the stability which now 
has a 40 phase margin and almost a 30 dB gain margin as illustrated in 
Figure 6.3b. The listing of the data is shown in Figure 6.2a. Observe 
that in this example we want to optimize voltage gain, but since the program 
does not have this option, the voltage gain was converted to an equivalent 
transducer power gain of 10"*.
C- Broad-Band Amplifier with a Complex Antenna Load.
As a second example, the broad-band amplifier with a complex 
antenna load shown in Figure 6.4 is given. The problem is to obtain a 
flat response in the 150 MHz - 300 MHz band. The listing of the input data 
and output results are given in Figures 6.5a and 6.5b. The design obtained 
has less ripple than the one obtained by Mokari-Bolhassan and Trick [13]. 
The ripple was reduced over the frequency band by using p = 12 (refer to 
equation (3.1)). The Fletcher-Powell algorithm was twice restarted. In 
Figure 6.6a only the initial gain and the optimized one are shown. The 
stability of this circuit was checked by plotting the magnitude and phase 
of the return ratio with respect to y2 (^jtt) of the transistor (see Figure 
6.6b). Figure 6.6b indicates that the circuit is stable by a wide margin.
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t h r e e  s t a g e  a m p l i f i e r
WFU 2 F 0 * 1 4  
RDE F 1 0 0 K 
OPT 1 1
CF 1 7  2 P . 0 0 1 P 12 P 
RF 1 7 8 . 8 8 K
FRE 1 100  I K 1 0 K 1 0 0 K 1 ME 1 »5 ME 5 ME 1 0 ME 1 5 ME 2 5 ME 
SOME 4 0 ME 6 0 ME *1 G *16G 
VIN  8 0 1 
RS 8 1  50
GTR 8 1 7 0  
GGM1 3 0 2  0*04
QMS 5 0 4  0 . 2
GM3 7 0 6  0*4
R2 1 2 200  
R3 2 0 2 50 0  
R4 3 0 500
C l  2 0 9P 
C 2 2 3 2 P 
R5 3 4  50
R6 4 0 500
C 3 4 0 4 5 P
C 4 4 5 2 P 
R 7 5 0 200  
R8 5 6 25
R9 6 0 250  
C5 6 0  9 0 P 
C 6 6 7 2 P 
RL 7 0 50
END
Figure 6.2a. CADMIC simulation results for the three stage amplifier 
Figure 6.1. (a) Listing of the input data.
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T H R E E  s t a g e  a m p l i f i e r
vein 7 0
fr eq u e ncy
HZ DECIBEL
GAIN PHASE
MAGNITUDE DEGREES
1•0000E 02 4•45712 01 1•6926E 02 1 * 799997 6E 021* 0 0 0 0 E 03 4•45712 01 1t 69H6E 02 1 * 7999759E 021• 0 0 0 0 E 04 4*45712 01 1•6926E 02 1 * 7997594E 021* OOOOE 05 4. 45712 01 1• 6926 E 02 1 * 79 75946E 021* OOOOE 06 4•45712 01 1* 6925E 02 1 •7759465E 021» 5000E 06 4•45702 01 1• 6924 Ë 02 1 •7639203E 025•OOOOE 06 4• 45612 01 1•6907E 02 1*67974552 021•OOOOE 07 4• 45362 01 1i68 57 E 02 i * 5594543E 021•5000E 07 4• 45082 01 1*68032 02 1 *4385530E 022• 5 0 0 0 E 07 4• 44892 01 1* 6766E 02 ïV 1876665E 023•OOOOE 07 4. 44842 01 1« 6757E 02 1•051257 3E 024•OOOOE 07 4*41712 01 1• 6164 E 02 7 # 3853729E 016•OOOOE 07 3•94302 01 9* 3654E 01 7* 9886980E 001•OOOOE 08 2•60192 01 1•9995E 01 •4*738182 IE 011•6000E 08 1• 32632 01 4* 6040E 00 -7.4236603E 01AFTER FINAL ANALYSIS 
TIME * 28 
*ST0P* 1
Figure 6.ab. Listing of the output results of Figure 6.1.
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Figure 6.3a. Three-stage amplifier. Voltage gain vs. frequency.
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Figure 6,3b. Return ratio vs. frequency of circuit Figure 6.1.
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*“1 0^1 *-2 0^2 *-3 Z03 L4 Z 04
Initial 0.6 50ft 0.6 50ft 0.6 50ft 0.6 50ft
Final 2.012 86.76ft 0.976 97.57ft 0.833 125ft 0.927 132ft
F P -3648
Figure 6.4, Broad-band amplifier with complex antenna load.
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BR6AD -  BANO AMELlF J ER WITH C0MPLÉX ANTENNA LOAD 
GTR 5 4  1 0
..O P f T l ......... . .. ..
ROE F 10.0
VQ 5 O 1.00 ......  " ’ " '
RS 5 4 50.
W Fll 12 F 0.00006 
U1 4 3 0  .6 // 50 //
S2 3 O .6 // 50 V 132 .. ~ ' ‘
U3 2 1 0  0.6 // 50 //
S4 10 .6 // 50 / 132
Q D 3 2 O
D .39812 -78.4078 •0499625 67.0273 4.2535 137*8 •838804 -.1002E+02
. * f36942  -81.1241 .0518854 67»6859 4.00991 105.18_*8346 -9*9702
+ *332181 -83.43 .538516E-01 68.1986 »37919E+Ó1102*65 .8304 -9.91605
♦ *30088 -85.61 *0557857 68*77 3.59918 100*41 *828263 -9.87173
+ .28017 -87.9546 .0578 68.934 3.4464 98*35 *82522 -9*87324
+ *263 -90. *06 68*8186 3.29997 96.27 .822 »9.8404
+ *259 268.23 .06224 68.71 3*16 94.54 .819 -9.81
_+.2523_267.04 .064365 68.7771 3*0353 93.4 .81477 *9.751
+ .24573 265.56 »0664831 68.83 2.92207 92*16 .810745 -9.76439 .......
+ .2391 264.48 .06852 69.0525 2.8202 90.82 .808605 »9.7186
+ »231698 263.05 »0705 69.409 3*74 90» .805563 -9.71957
+ .222315 261.724 .07245 69.8142 2.67047 88.9272 .JQ3423 -9.67J335
+ *2132 260.07 .0734577 69.93 2.59193 87.7889 *799312 -9*6508
_♦ •2041 258*41 .0744 7p.2 2»5Q4 86«79 .7971 -9 .57
+ « 1 9 5 0  2 5 6 . 9 6  . 0 7 5 3 0 6 1  7 0 * 5 3 0 4  2 . 4 5 6 6 8 5 . 7 9 8  » 7 9 3 8 8 3  - 9 . 4 9 7 9 2
+ * 1 8 6 2 9  2 5 5 * 0 6  . 7 8 1 0 8 9 E - 0 1  7 1 « 3 3 3 1  2 * 4 1 0 0 6  8 4 * 7 6 2 5  * 7 9 1 6 6 4  - 9 . 4 1 4 7 3
F R E  * 23Q *15G « 16G * 1 7G . 18G * 1 9G . 2G . 2 1 G  *22G . 2 3 G . 2 4 G  . 2 5 G
♦ *266 .273___* 28G__ »290 « 3G
ZL V 1 O 8.5 52*5 10. 56.5 13. 62» 16. 68» 20» 75 25 83 32.5 92*5
+ 40» 100» 55* 109« 70. 11§. 92*5 120» _ 120* 120» 150* 110»
+ 175. 85. 190. 55. ¿95. 15.
END
Figure 6.5 CADMIC simulation result of Figure 6.4. (a) Listing of
input data.
BROAD * BAND AMPLIFIER WITH COMPLEX ANTENNA LOAD
GTR 5 A
FREQUENCY
HZ
1•5000E 08
decibel
9.59636 00
GAIN
MAGNITUDE 
9*1124E 00
ERROR FUNCT*
1 * 1955135E *061»6000E 08 1.02836 01 1.0674E 01 1.2398150E-061 •7000E 08 1 » 0365E 01 1.0878E 01 2.2872564E-061•8000E 08 1.01926 01 1.0453E 01 2*2876311E“061•9000E 08 1.01086 01 1♦0252E 01 2.28763HE-062*0000E 08 9.99676 00 9* 9925E 00 2 * 28 76311E“062*1000E 08 1.004*6 01 IiOIOIE 01 2.2876311E-062« 2000E 08 1 » 00406 01 1 « 0093E 01 2.28763UE-062•3000E 08 1.02436 01 110576E 01 2.2942522E-062•4000E 08 1.03336 01 1.0798E 01 2.6253520E-062•5000E 08 1*03596 01 l» 0862E 01 3.4613040E-062.6000E 08 1*02866 01 1 * 0680E 01 3* 5098983E“062» 7000E 08 1*00546 01 1.0126E 01 3* 5098983E“062» 8000E 08 9*77256 00 9# 4897E 00 3*5114554E-062* 9000E 08 9*54776 00 9»0109E 00 7.8929643E-063.0000E 08 9*28926 00 8* 4902E 00 7* 0945336E-04ERROR FUNCTION « *70945346-03 
PARAMETER VALUES .97605E 00 .97573E 02 .92750E
O'.
00 • 13200E 03 .20115E 01 »86759E 02 .83297E 00 »12500E 03
Figure 6.5b. Listing output results of broad-band amplifier
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Frequency (GHz) FP-3649
Figure 6.6a. Transducer power gain vs. frequency.
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Frequency (GHz)
FP-3650
Figure 6.6b. Return ratio for y21(jm) of transistor 2N2415.
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D. Reflection-Type Transferred-Electron Device Amplifier
As a third example, a reflection-type transferred-electron device 
amplifier of Figure 6.7 is used. The design problem is to match the impedance 
of the transferred-electron package device [25] to a matching network to 
obtain a flat reflection power gain over a bandwidth of 2.5 GHz.
The matching network is merely a lossless shorted stub and a 
lossless series line. An ideal nonreciprocal circulator is utilized to 
separate the input and output ports. A reciprocal coupling circuit could 
be used instead of the circulator, although the maximum power gain would be 
at least 6 dB less than that obtainable with the circulator [15]. The 
reflection power gain [15] at port III is given by
Z . - Z*m  pac
Z. +Z m  pac
Pin bein§ tbe inPut reflection coefficient as indicated in Figure 6.7b; 
znaf, is the equivalent series impedance of the package device. Z. is thepdo m
input impedance which can be varied and optimized to give the desired
reflection power gain. Z. and Z can be expressed asm  pac r
( 6 . 1)
Z. = R. m  m + jX.in
Zpac RP + jX . P
(6 . 2 )
Thus equation (6.1) becomes
GN "
R2 “R2 + (X. +X )2 - j2 (X. +X )R 2 in p in p in p p
(R. -R )2 + (X. + X )2m  p m  p
(6.3)
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O
Figure
Values l_i Zqi(ÌI) l_2 Z02(&)
Initial 1.3 34 1.5707 50
Final 1.5 27.73 4.804 46.75
(b) F P - 3 6 S 1
.7. (a) Reflection-type transferred electron device amplifier,
(b) Equivalent circuit with appropriate driving source for 
evaluation of reflection power gain.
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The design of this amplifier was accomplished by minimizing the 
d dfunction 0(jo)) = p -p , where p. = 2.51189 or a gain of 8 dB. The plot •L Li i xi in
of the initial and final reflection power gain vs. frequency is shown in 
Figure 6.9a. The final design is very good considering the simple matching 
network used. The stability of this amplifier was determined by first 
plotting the admittance of the package device Y (joo); the Nyquist plotPclC
indicated that Ypac(jcr) encircles the origin twice in the counterclockwise
direction, hence has two poles in the rhp. Then the return ratio
with respect to Ypac(juj) was plotted (see Fig. 6.9b). The total number of
clockwise encirclements of the (-1,0) point in the Ty (jaj)-plane is -2.
pac
Therefore there are no zeros of 1 +T(s) in the rhp and the amplifier is 
stable. The listing of the data is shown in Fig. 6.8a and output results in 
Fig. 6.8b.
To illustrate the computation time involved for the analysis part 
of CADMIC, problems E and F are given.
E. Bridged-T Equalizer Circuit
This circuit shown in Figure 6.10 has six nodes and is taken 
from Newcomb, et al. [5]. The response of the equalizer from 50 MHz to 
300 MHz is desired. For five frequencies CADMIC took 1.38s. For the 
purpose of comparison, the program GENERAL [5] took 0.967s on a UNIVAC 
1108 and the program SPEEDY [5] took 0.66s on a Sigma 7 computer. To 
supply the input data to SPEEDY and GENERAL it is necessary to break the 
circuit into 2-port blocks or cascade load connections; CADMIC does not
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* C A D M I C  +
* ' ’ ....  .. .... ....  ..... " V
r e f l e c t i o n - type am pl ifi er with a nega tiv e re sistance package de vi ce
VS 3 0 1 .
ZRa C v ”3” 2 -F -45 ¿7 * 25 -4 i » 5 -10 -36 -T2Y9 -26 -15.8 -15
+ -16.23 -10 -16.65 -5 -17 -3 -17.25 1 -17.5 5 -19 22
+~ -18.75 29 -18*5 36 -10 46
S 2 0  1.5707 // 50. //
UTL 2 1 0 1.3 / 5.S3 34 //
RL 1 0 50 
’ RFC 3 2’ ‘
RDE F 2.51189
FRE 6•75G 4.5G 4.756 5G 5.5G 6G 6.25G 6.5G 
+_ 6.75G 6.87G 7G 8G 8»25G 8.5G 9.0G
WFU 2 V .001 »01 1 5 1 *06 .10 .00001
OPT 1 1 
END
Figure 6.8a CADMIC simulation results for the reflection-type amplifier 
(a) Listing of input data.
REFLECTI0N - TYPE AMPLIFIER WITH A NEGATIVE RESISTANCE PACKAGE DEVICE
RFC 3 2
FREQUENCY REFLECTION ERROR FUNCT. TOTAL REAL. I
HZ DECIBEL MAGNITUDE REAL PARIT IMAG PART
4.5000E 09 1.0613L 00 1.2768E 00 1•2421E 00 2.9565E-01 8,4985E-03 1 1 6S80E 01
4.7500E 09 1.7266E 00 11 48 82E 00 It 4333E 00 4t0052£-01 11 5117E-02 11 8046E 01
5.0000E 09 2.5802E 00 1.8114E 00 It 7500E 00 4.6771E-01 11 9114E-02 1•9200E 01
5.5000E 09 3.1262E 00 2 « 05 41£ 00 2t 0352E 00 2.7824E-01 2*Q637E-02 2»3244E 01
6.0000E 09 3• 59 61 E 00 2» 2888E 00 2.2876E 00 7.2657E-02 2 1 0 9 15E-02 2 * 44 63 E 01
6.2500E 09 3*5962E 00 2*2889E 00 2 1 28 86 E 00 -3.4057E-02 2»1170E-02 2t 5172E 01
6.5000E 09 3*5929E 00 2» 2871E 00 2 » 2824 E 00 -1.4664E-01 2 11541E-02 2 1 56 31E 01
6.7500E 09 3 t 6064Ê 00 2» 2943E 00 2t 2915E 00 -1* 1342E-01 2t1848E-02 2.6125E 01
6.8700E 09 3.5770E 00 2 127 88 E 00 2.2660E 00 -2t 4054E-01 2 1 24 40E-02 2.6301E 01
7•0000E 09 3.5183E 00 2.2482E 00 2.2213E 00 -3t 4635E-01 2» 3462E-02 2*6524E 01
8.0000E 09 3.8096E 00 2 1 4042E 00 2t 3580E 00 -4t6892E-01 2t 46 79E-02 2.5001E 01
8.2500E 09 3.8333E 00 2.4173E 00 2t 3255E 00 -6.5986E-01 2# 7030E-02 2t2672E 01
8.5000E 09 3 • 7939 E 00 2« 3955E 00 2.2083E 00 " 9 1 2839E-01 3t 1801E-02 11 92 55E 01
9» 0000E 09 1•9123E 00 1 *5532E 00 1.4643E 00 -5. 17 97 £-01 3* 8629E-02 11 9191E 01
ERROR FUNCTION ■ •:3862932E-01
PARAMETER VALUES •15Q09E 01 «27737E 02 «48044E 01 • 4 6756E 02
Ui
LO
Figure 6.8b. Listing of output results of Figure 6.7
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Frequency (GHz)
Figure 6.9a. Reflection power gain vs. frequency of circuit Figure 6.7.
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Il M  il n  fa* fa* si
li SS II fa* *fa gs 1 |g'
Figure 6.9b. Return ratio of circuit Figure 6.7.
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require the error prone decomposition used in the above programs. The
listing of the data is straightforward as shown in Figure 6.11a. Also,
this network is not very sparse, thus the pointer system is not very
efficient. However, it is noteworthy that the speed of CADMIC for small
circuits could be almost as fast or faster than the programs based on
transfer"matrix analysis [1"5] when the number of frequency points is
large. For instance the same equalizer, Figure 6.10, for 14 frequencies 
-3took only 25 X 10 min or 1.5s (see Figure 6.11b).
F. 90° Phase-Splitting Network
The Darlington design shown in Figure 6.12 has 18 nodes. It is 
a 90 phase-splitting network over a frequency range of 25 Hz to 2 KHz.
The response, magnitude and phase of the output voltage through channels 
I and II, are computed at 13 frequencies. Clearly, in this example the 
use of the pointer system paid off, CADMIC only took 2.04s. By way of 
comparison, the program KRON described by Pine and Blostein [26] took 
18s on the IBM 7044 computer. In KRON the network is "torn apart" into 
a tree and the corresponding links, and the inverse of the nodal admittance 
of the tree is then found by an iterative inversion technique.
Aside from the computation time, the time required for reading 
and printing the input data for problem E was 2.4s and 2.82s for 5 and 14 
frequencies respectively, and problem F required 4.38s.
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Figure 6.12. Darlington phase-splitting network.
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* ¥
* C A D M I O  *¥ ¥
*¥¥¥¥¥¥¥¥¥¥¥¥¥¥¥¥¥¥¥¥¥¥¥¥¥¥¥¥¥¥¥¥¥¥¥¥
MODIFIED BRIDGED - T EQUILIZERvs
LI 55
0 1 
2 22NCl 2 1 13P
H I 1 3 2R2 5 3 71
R3 5 A 96R 4 A 3 96
L2 A 0 32NR5 A 0 1 »25KC2 A 0 8«6PFRE .2G • 05G • 08G .1G •125GVOUT
END
3 0 .15G •175G «2G »22G »25G «28G t29G t295G .2975G .3G
Figure 6.11a. Listing of the input data.
FREQUENCY GAIN PHASEHZ decibel MAGNITUDE DEGREES
5.0000E 07 -A. Û918E 00 6.2A32E-01 11 28QA9Q3E 018.OOOOE 07 -3. 1225E 00 6 » 9803E*01 11 773A558E 011.OOOOE 08 -2. 361Ofc 00 7.6199E-01 1 * 93A9396E 011*2500E 08 -1, 3878E 00 8*523AE-01 1 « 9322952E 011*5000E 08 -5. 1535E-01 9 * A239E*01 1 » 7Q98862E 011.7500E 08 1 «1993E-01 1.0139E 00 1 » 3151A9 OE 012.OOOOE 08 A.2528E-01 1.0502E 00 8.A8A1051E 002.2000E 08 A#A006E-01 1.0520E 00 5# 0929708E 002.5000E 08 2.A057E-01 11 0281E 00 1•671160 7E 002.8000E 08 3. 7328E-02 1 » OOA3E 00 3•0287808E -012.9000E 08 A. 1739E-03 1.0005E 00 1♦2721086E -012.9500E 08 -A. 3028E-03 9.9950E-01 6 * 26355AIE • 022.9750E 08 -6* 5226E-03 9.9925E-01 31 3A36522E -023.OOOOE 08 -7. A2A2E-03 9.9915E-01 5 # 3008609E -03AFTER FINAL ANALYSIS
TIME * 25£-03 *ST0P¥ 1 M 'h
Figure 6.11b, Listing of the output results circuit Figure 6.10,
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¥
♦ C A D M
¥
*****¥¥¥¥¥¥¥¥¥¥¥¥¥¥¥¥¥¥
¥¥¥¥¥¥¥¥¥¥¥¥¥¥
¥
I c *
¥
¥¥¥¥¥¥¥¥¥¥¥¥¥¥
A 90 D E G R E E S  P H A S E * S P L I T T  I N G N E T W O R K  
V0UT 5 6  
I IN 0 1 1RL1 5 6 1
RU2 13 14 1
Ll 1 2 • 103888N
Cl 1 9 •103888h
L l l 0 9 • 103888H
c u 0 3 * 103888M
L 2 2 3 «493852h
C2 2 8 f493852M
L22 9 8 •493852M
C22 9 3 • 493852M
L3 3 4 2 » 15717h
C3 3 7 2 « 15717H
L33 8 7 2*15717M
C33 8 4 2 . 15717M
L4 4 5 17.2722h
C 4 4 6 17 * 2722M
L44 7 6 17.2722M
C 44 7 5 17.2722h
L5 1 10 f 293307E" 04
C5 1 17 •2333Q7E* 04
L 55 0 17 •293307E" 04
C55 0 10 •293307E- 04
L 6 10 11 4.87647h
C6 10 16 4.87647H
U 66 17 16 4.87647M
C 66 17 11 4*87 64 7M
L7 11 12 1»02583h
C7 11 15 1.02583h
L 77 16 15 1.02583h
C77 16 12 1*02583H
L8 12 13 »234847h
C8 12 14 •234847h
L 88 15 14 •234847h
C88 15 13 «234847h
FRE 1 25 205 385 570 750 930 1010 1200 1400 1550 1750 1900 2K 
END
Figure 6.13a. Listing of input data of Figure 6.12.
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f r e q u e n c y GAIN PHASE
HZ d e c i b e l M A G N I T U D E D E G R E E S
5 0 0 0 E 01 * 6  * 0 2 0 6 E 0 0 5 « O O O O E - O l 1 « 7 2 2 8 1 4 8 E 0 2
0 5 0 0 E 0 2 " 6 • 0 3  6 2  £ 0 0 4 . 9 9 1 0 E - 0 1 - 3 . 4 1 6 2 6 5 9 E 01
8 5 0 0 E 0 2 - 6 . 0 8 3 3 t 0 0 4 . 9 6 4 0 E - 0 1 - 9 «  8 3 0 0 9 4 9 E 01
7 0 0 0 E 0 2 - 6 . 1 3 3 8 t 0 0 4 . 9 3 5 3 E - 0 1 - 1 . 3 6 3 8 5 2 4 E 0 2
5 0 0 0 E 0 2 - 6 . 1 6 6 9 t 0 0 4* 9 1 6 5 E - 0 1 - 1 . 6 2 5 9 1 6 1 E 0 2
3 0 0 0 E 0 2 - 6 . 1 7 6 8 t 0 0 4« 9 1 0 9 E - Q 1 1 • 7 4 8 6 2 7 8 E 0 2
0 1 0 0 E 0 3 - 6 « 1 7 8 4 t 0 0 4 * 9 1 O O E - O l 1 . 6 4 7 0 3 8 0 E 0 2
2 0 0 0 E 0 3 - 6 . 3 7 5 4 t 0 0 4 . 7 9 9 8 E - 0 1 1 . 3 5 0 1 6 6 8 E 0 2
4 0 0 0 E 0 3 - 1  » 0 6 8 7 t 01 2* 9 2 1 7 E - O l 7 * 6 7 0 7  3 8  2 E 01
5 5 0 0 E 0 3 » 3  * 3 9  9 6 t 01 1 * 9 9 6 3 E - 0 2 - 1 . 5 3 7 4 8 7 8 E 0 2
7 5 0 0 E 0 3 - 1 . 4 3 8 2 t 0 1 1 » 9 0 9 4 E - 0 1 1 » 7 1 4 5 4 2 5 E 0 2
9 0 0 0 E 0 3 - 1 . 2 8 3 8 t 01 2 . 2 8 0 8 E - 0 1 1 » 5 6  7 5 5 9 1£ 0 2
0 0 0 0 E 0 3 - 1 . 2 4 7 4 t 01 2 . 3 7 8 5 E - 0 1 1 * 4 9 2 0 1 4 9 E 0 2
A 9 0 D E G R E t s  9 H A S E -  S P L I T T I N G N E T W
V0UT 13 14
FREQUENCY
HZ
2* 5000E 01 - 6 . 0 3 1 4 t 00
2.0500E 02 - 6 . 2 4 0 8 t 00
3 » 850QE 02 - 5 . 7 2 8 2 t 00
Ö.7000E 02 — 5 . 2686t 00
7•5Q00E 02 - 4 . 9 7 3 5 t 00
9 * 3000E 02 - 4 . 9 0 2 1 t 00
1 * 01OOE 03 - 4 . 9 6 5 3 t 00
1 » 2000E 03 - 5 . 1 9 1 1 t 00
1 * 4000E 03 - 2 . 0 5 3 5 t 00
1»5500E 03 - 1 . 5 2 3 8 t - 01
1 * 7500E 03 - 3  » 4558t - 01
1»9000E 03 - 5 . 8 5 8 5 t - 01
2•OOOOE 03 - 7 . 1 3 0 4 t - 01
AFTER FINAL ANALYSIS
IME »  34E-03
GAIN
DECIBEL MAGNITUDE
4 » 9938E*«01
4 « 8748E-Q1 
5»1712E-01 
5.4521E-01 
5.6406E-01
5 * 68 72E-Q1 
5»6459E-01 
5.5010E-01 
7*8945E-Q1 
9* 8261£-01 
9.6100E-01 
9.3478E-01 
9.2119E-01
PHASE
DEGREES
-9.7961960E 01 
5• 7503510E 01 
-7.2663984E 00 
-4.7848343E 01 
-7.6202332E 01 
-9.7436356E 01 
-1.04763Q2E 02 
"1*1385678E 02 
"1*1579814E 02 
"1*402333IE 02 
•1 * 63 78282E 02 
-1•7596428E 02 
1*770103IE 02
♦ STOP* 1
Figure 6.13b, Listing of output data result Figure
V0UT 5 6
Ö R K
6 . 12 .
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CHAPTER 7 
CONCLUSIONS
CADMIC is a versatile program able to deal with a.c. analysis 
and optimization of general topologies. It incorporates a number of recent 
advances such as the use of sparse matrix storage and computation techniques, 
and the adjoint network approach for evaluating the gradient-vector of 
suitable performance indices related to network responses. Also a Nyquist 
stability criterion has been implemented in the program which offers more 
flexibility than the negative input resistance criterion used in some 
microwave programs.
The description of very complex topologies to CADMIC can be 
supplied in an effortless manner. It is not required to redraw the circuit 
or decompose it. Meaningful mnemonic abbreviations are used for the input 
data allowing the user to describe his circuit in a simple, concise and 
significant way.
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